


**Applying the Novel High Speed Robust Level
Converter to a 12-bit Successive Approximation
Analog-to-Digital Converters with Dual Supply
Domain**

by

Cheok-Teng Lei, Tommy

Master of Science



**Faculty of Science and Technology
University of Macau**



Applying the Novel High Speed Robust Level Converter to a 12-bit Successive Approximation Analog-to-Digital Converter with Dual Supply Domain

by

Cheok-Teng Lei, Tommy

A thesis submitted in partial fulfillment of the requirements for the degree of
Master of Science (M.Sc)

In

Electrical and Electronics Engineering

FACULTY OF SCIENCE AND TECHNOLOGY
UNIVERSITY OF MACAU

July 2013

Approved by

Supervisor: Prof. Seng-Pan U


Date

Co-Supervisor: Dr. Sai-Weng Sin

Date


In presenting this thesis in partial fulfillment of the requirements for a Master's degree at the University of Macau, I agree that the Library and the Faculty of Science and Technology shall make its copies freely available for inspection. However, reproduction of this thesis for any purposes or by any means shall not be allowed without my written permission. Authorization is sought by contacting the author at

E-mail: ma56508@umac.mo



Abstract

The market growth of portable devices is increasing which means that low power circuit design in digital and mixed signal area become more popular nowadays. Power consumption is one of the challenge for portable devices while usually it can be saved significantly if we design them using low supply voltage domain. Moreover, recent research has shown that typical successive approximation register analog-to-digital converter (SAR ADC) can be scaled by lower supply voltage. However, the design complexity increases when resolution is getting higher. In this thesis work, we propose a high speed robust low voltage level converter which is applied to the design of a 12-bit SAR ADC. The ADC architecture is simple and it is designed in two supply domain. A novel level converter is introduced for which it can transform high speed clock signal without degradation of ADC performance. We show that by designing the precise analog parts of SAR ADC using thick oxide devices, design complexity can be relaxed. Simulation results demonstrate the proposed level works perfectly when it is applied to the design of a 12-bit SAR ADC.





Key words

Analog-to-digital converters

Digital-to-analog converters

Level converter

Successive approximation register (SAR)

Comparator

Pre-amplifier

Capacitor array

Reference buffer

Bandgap reference






Table of Contents

Abstract	v
Key words	vii
Table of Contents	ix
List of Figures	xiii
List of Tables	xvii
List of Abbreviations	xix
Acknowledgments	xxi
Dedication	xxiii
Chapter 1 Introduction	1
1.1 Overview	1
1.2 Research Objective and Design Challenges	1
1.3 Research Goals	2
1.4 Thesis Organization	3
1.5 Statement of Originality and Respective Publications	3
Reference	4
Chapter 2 Successive Approximation Analog-to-Digital Converter	5
2.1 Overview	5
2.2 SAR ADC Algorithm	6
2.3 Architecture	6
2.4 Impact from Technology Scaling	8
2.4.1 Reduction of Supply Voltage	8
2.4.2 Degradation of Transconductance	8
2.4.3 MOSFET Switches	10
2.5 Relaxation of Design – Usage of Level Converter	10
2.6 Summary	13
Reference	13
Chapter 3 Level Converter	15

3.1 Overview	15
3.2 Conventional Level Converter	16
3.3 Limitation.....	17
3.4 Recent Research on Level Converter	17
3.5 Summary	23
Reference	24
Chapter 4 High Speed Low Voltage Robust Level Converter	25
4.1 Overview	25
4.2 Principle of Operation.....	25
4.3 Simulation Results	27
4.4 Summary	33
Reference	33
Chapter 5 A 12-bit Switched Capacitor Successive Approximation Analog-to-Digital Converters with High Speed Level Converter	35
5.1 Overview	35
5.2 Architecture design	35
5.3 Behavior modeling	36
5.4 Successive Approximation Register (SAR).....	40
5.4.1 Timing Diagram	40
5.5 12-bit Digital-to-Analog Converter	43
5.5.1 Capacitor Array.....	46
5.5.2 Resistor String	46
5.5.3 Switches	48
5.5.4 Conversion Time	52
5.5.5 Functionality	52
5.6 Comparator	52
5.6.1 Pre-Amplifier	52
5.6.2 Latch-type Comparator	55
5.7 Reference Buffer	57
5.8 PTAT Bandgap Reference	60
5.9 Simulation Results	62

5.9.1 Functional Results.....	62
5.9.2 Dynamic Results	63
5.9.3 Noise Analysis	65
5.10 Summary	65
Reference	65
Chapter 6 Conclusion and Future Work	67
6.1 Conclusion.....	67
6.2 Perspective for Future works.....	68
6.2.1 Post-layout simulation	68
6.2.2 Mathematical analysis.....	69
Reference	69
Appendix MATLAB code modeling of 12-bit SAR ADC	71
VITA	79






List of Figures

<i>Number</i>	<i>Page</i>
Figure 2-1: Flow graph of a 12-bit SAR ADC	7
Figure 2-2: Functional blocks of SAR ADC.....	8
Figure 2-3: Supply voltage, threshold voltage, and gate oxide thickness versus channel length.	9
Figure 2-4: Concept for the thesis which shows the separation of SAR ADC and how level converter can be implemented between the two supply domains.	11
Figure 2-5: Illustration diagram for latch signal conversion a)Input latch at 0.8-V; b)Output latch at 2.5-V with high-speed level converter; c)Output latch at 2.5-V with slow level converter.	12
Figure 3-1: Illustration diagram for application of level converter.	15
Figure 3-2: Conventional level converter	16
Figure 3-3: Usage of native devices proposed in [3.2]	18
Figure 3-4: (a) Reduced swing inverter and (b) RSI level converter in [3.6].....	20
Figure 3-5: Sub-threshold level converter in [3.7].....	21
Figure 3-6: (a) Diode-connected device with stepped bias current (b) Plot of the source voltage versus time	22
Figure 4-1: Proposed level converter for 12-bit SAR ADC high speed signal conversion	27
Figure 4-2: Setup for simulation in HSPICE	28
Figure 4-3: Output waveform of proposed LVLC with 100MHz clock signal for 16 different corners combination.	29
Figure 4-4: Output waveform of LC in [3.7] @100MHz for 16 different corners combination.....	29
Figure 4-5: Output waveform with 10MHz input clock signal (Top: Proposed LVLC; Bottom: LC in [3.7])......	30

Figure 4-6: a) Shmoo plots for proposed LVLC; b) Shmoo plots sub-threshold LC in [3.7]	31
Figure 4-7: Chart comparison of different level converter a) output duty cycles vs V_{DDL} ; b) output delay vs V_{DDL}	33
Figure 5-1: Architecture of a 12-bit SAR ADC	36
Figure 5-2: Simulated INL/DNL of the SAR ADC in MATLAB	37
Figure 5-3: Histogram of a 12-bit SAR ADC in a 500-run Monte-Carlo simulation to mismatch-variation of SAR ADC in MATLAB	37
Figure 5-4: Histogram of INL of a 12-bit SAR ADC in a 500-run Monte-Carlo simulation to mismatch-variation of SAR ADC in MATLAB	38
Figure 5-5: Histogram of ENOB of a 12-bit SAR ADC in a 500-run Monte-Carlo simulation to mismatch-variation of SAR ADC in MATLAB	38
Figure 5-6: Histogram of ENOB of a 12-bit SAR ADC in a 500-run Monte-Carlo simulation to mismatch-variation of SAR ADC in MATLAB	39
Figure 5-7: Histogram of ENOB of a 12-bit SAR ADC in a 500-run Monte-Carlo simulation to mismatch-variation of SAR ADC in MATLAB	39
Figure 5-8: Entire circuit diagram of a 12-bit SAR machine	41
Figure 5-9: Timing diagram for a 12-bit SAR ADC	42
Figure 5-10: 12-bit charge-redistributing DAC	45
Figure 5-11: Circuit schematic of a resistor string as a 4-bit sub-DAC	47
Figure 5-12: Circuit schematic of a complementary switch in DAC	48
Figure 5-13: Small-signal on-resistance of complementary switches.	49
Figure 5-14: On-resistance of the complementary switches used in DAC with thick oxide transistors.	51
Figure 5-15: On-resistance of the complementary switches used in DAC with thin oxide transistors.	51
Figure 5-16: Transient response for a 12-bit capacitor array with 4 different inputs signal	53
Figure 5-17: Schematic of comparator with pre-amplifier.	53
Figure 5-18: Pre-amplifier for comparator	54
Figure 5-19: Circuit schematic for a latch-type comparator.	56

Figure 5-20: Reference buffer for reference node of DAC	57
Figure 5-21: First stage different pair with active load for reference buffer	58
Figure 5-22: AC response of reference buffer. (Slow corner, typical & fast corners)	59
Figure 5-23: Circuit schematic of a bandgap	60
Figure 5-24: Monte-Carlo analysis of bandgap voltage variation with temperature.	61
Figure 5-25: Simulation of 12-bit SAR ADC showing the transient response of a full-scale differential ramp input.	62
Figure 5-26: Measured power spectrum at 2MS/s and 101.5625 kHz input at typical condition.	63
Figure 5-27: Measured power spectrum at 2MS/s and 101.5625 kHz input for 65 different corners condition.	64
Figure 5-28: Transient noise analysis of SAR ADC at 2MS/s and 101.5625kHz input at typical corner.	65






List of Tables

<i>Number</i>	<i>Page</i>
Table 1: Design parameter of the capacitor in the DAC	47
Table 2: The design values for the switches in DAC	49
Table 3: Simulation summary of the low voltage level converter (LVLC) performance	67
Table 4: Simulation Summary of SAR ADC	68





List of Abbreviations



ADC	:	Analog-to-Digital Converter
CMOS	:	Complementary Metal-Oxide-Semiconductor
DAC	:	Digital-to-Analog Converter
DNL	:	Differential Nonlinearity
ENOB	:	Effective Number of Bit
FFT	:	Fast Fourier Transform
HV	:	High Voltage
LC	:	Level Converter
LSB	:	Least Significant Bit
LV	:	Level Voltage
LVLC	:	Low Voltage Level Converter
MSB	:	Most Significant Bit
MOSFET	:	Metal-Oxide-Semiconductor Field-Effect Transistor
MUX	:	Multiplexer
NMOS	:	N-channel MOSFET
OPAMP	:	Operation amplifier
PMOS	:	P-channel MOSFET
PSRR	:	Power Supply Rejection Ratio
SAR	:	Successive Approximation Register
S/H	:	Sample-and-Hold
THD	:	Total Harmonic Distortion
VLSI	:	Very Large Scale Integration



Acknowledgments

The author wishes to thank State Key Laboratory of Analog and Mixed-Signal VLSI for providing this great opportunity to explore in the field of analog and mixed-signal microelectronics and also giving many valuable advices on this work. I would also like to thank the Research Committee of University of Macau of the financial support on this research.





Dedication

The author wishes to dedicate this thesis to my father and mother as well as my wife Candy. They support me so much for my studies as they give me great motivation to complete this thesis writing. Also I would like to thanks my boss Ben and colleagues as they give me the innovation for analog design.



