


Monotonic Multi-Switching Method for Ultra-Low-Voltage Energy Efficient SAR ADCs

By

Wu Wen Lan, Stephen

(M-B0-5472-1)



**Master Degree in
Electrical and Electronics Engineering**

2013

Faculty of Science and Technology

University of Macau

Monotonic Multi-Switching Method for Ultra-Low Voltage Energy Efficient SAR ADCs


By

Wu Wen Lan, Stephen

A thesis submitted in fulfillment of the
requirements for degree of

Master of Science
in
Electrical and Electronics Engineering

Faculty of Science and Technology
University of Macau



Approved by

Supervisor

Co-Supervisor

Date

ABSTRACT


ANALOG to digital converters (ADCs) have distinguished themselves by the rapid pace of development in their applications such as data acquisition systems, precision industrial measurements and wireless communication systems. As ADC implementations migrate to scaled-down CMOS technologies, they also face the inevitable downscaling of power supply voltage. The reduction of supply voltage can effectively save the power consumption, because lower supply voltage could reduce more power of digital circuits. However, lower supply voltage leads to decreased input signal amplitude which makes the analog circuit design more difficult. The charge-redistribution Successive Approximation Register (SAR) ADC with relatively digitized architecture is mostly preferred in portable or battery-powered devices which become smaller, require excellent power efficiency and remain durable for longer service time.

The first part of this work introduces and compares different ADC architectures and different switching techniques for charge-redistribution SAR ADCs. In order to improve the power efficiency of DAC array, this thesis proposes two different switching methods and one of them, named monotonic multi-switching (MMS) technique, can not only reduce the switching energy but most importantly decrease the total capacitance saving the cost and area of capacitive DAC array. However, the novel method has some drawbacks related to supply voltage and comparator input common-mode variations.

Moreover, redundant decisions are discussed to solve the settling issue and then to improve the conversion speed, which is negatively influenced by the ultra-low-voltage design like lower input amplitude, smaller least significant bit (LSB) or short settling time. In particular, the compensative redundancy method is introduced in detail. While this method relaxes the settling time, its employment in previous charge-redistribution SAR ADC architectures could bring in extra compensation capacitors which has a negative effect on

speed, and waste some switching energies in redundant decisions. Nevertheless, the novel MMS combined the compensation redundancy method could use less inserted capacitors and less energy in extra decisions. Additionally, this redundancy method relaxes the sensitivity of V_{cm} variation in MMS technique and has error tolerance coming from comparator input common-mode variations. Therefore, the MMS SAR ADC with compensation technique could have a good conversion speed with better power efficiency and smaller area of capacitive DAC array working on ultra-low-voltage.

The second part focuses on the simulation and circuit-level design in 65nm CMOS of a 0.6V 8-bit 100MS/s monotonic multi-switching SAR ADC with three redundant decisions. The simulation results match splendidly with the theoretical expectations and circuit-level implementation validates the effectiveness in low-voltage high-speed. It is the fastest SAR ADC below 1V achieving SNDR greater than 48dB and simultaneously keeping the FoM below 24 fJ/conv.step at Nyquist rate.



KEY WORDS

Analog-to-Digital Converter

Successive-Approximation Register ADC

Ultra-Low-Voltage Design

High-Speed Design


CMOS Analog Integrated Circuits

Capacitive Switching Method

Redundancy Technique

Charge-Redistribution ADC

Capacitive DAC Array





ACKNOWLEDGMENTS

I WOULD like to express my gratitude to Prof. Seng-Pan U and Dr. Sin Sai Weng, my supervisor and co-supervisor, for their insightful guidance and expertise throughout my MSc study. I am also grateful to Professor Rui Martins for his helps in both research and academic matters. I would also like to acknowledge all members of my committee, for taking the time to serve on my defense.

I would like to express my special thanks to Prof. Franco Maloberti of University of Pavia, in Italy, for his fruitful suggestions and brilliant discussions about my research during his visits to University of Macau and highly recommendation for supporting my application of Ph.D. degree.

I would like to greatly thank Mr. Ding Li for his valuable suggestions and supports on my research and academic study. The cooperated tape-out project with him contributes greatly to my research experience and academic knowledge of integrated circuit design.

I would like to thank for all my colleagues in the Data Conversion and Signal Processing (DCSP) Group in the State Key Lab of Analog and Mixed-Signal VLSI of University of Macau. Firstly, I would like to express my profound gratitude to Wei Hegong, Chio U Fat, Wong Si-Seng, Chan Chi-Hang and Zhu Yan, for their strongly supports and helpful suggestions in my research. I would also like to thank He Tao, Du Yun, Jiang Yang, Chen Zhijie, Cai Chenyan, Zhang Peng, Feng Da, Wang Rui, Zhongjian Yu, Arsha Hussain, Yin Guohe for their valuable discussions on various technical points. I really appreciate working with them together during my period of master study. Besides, I want to particularly thank Leo Ng and Lewis Lei for their lab equipment support.

I would like to thank the Research Committee of University of Macau and Macau Science and Technology Development Fund (FDCT) for the financial support during my graduate study.

Last but not least, I would like to express deepest gratitude to my family (my grandparents, maternal grandmother, parents, uncle, brothers and my girlfriend) for their endless love and kindness encouragement and support, and for sharing my happiness and sadness. Finally, I express sincerely my gratitude once more to all of people who have contributed to this work.





To

My Grandparents and maternal Grandmother

My Parents, My uncle WU LI-GEN

My GF



LIST OF ABBREVIATIONS

ADC	:	Analog-to-Digital Converter
AFE	:	Analog Front-End
CAD	:	Computer-Aided Design
CT	:	Continuous-Time
DAC	:	Digital-to-Analog Converter
DR	:	Dynamic Range
DSP	:	Digital Signal Processing
FoM	:	Figure-of-Merit
GBW	:	Gain BandWidth
GOC	:	Gain- and Offset-Compensation
IC	:	Integrated Circuit
LVS	:	Layout versus Schematic
LSB	:	Least Significant Bit
MOS	:	Metal-Oxide Semiconductor
MUX	:	Multiplexer
MSB	:	Most Significant Bit
OPAMP	:	operational amplifier
OTA	:	Operational Transconductance Amplifier
P-CDS	:	Predictive Correlated-Double Sampling
PM	:	Phase Margin
PSRR	:	Power Supply Rejection Ratio
RF	:	Radio Frequency
ROM	:	Read-Only Memory
SC	:	Switched-Capacitor
SM	:	Switching Method
SE	:	Switching Energy
SP	:	Switching Procedure
SDM	:	Sigma-Delta modulators
SFDR	:	Spurious-Free Dynamic Range
S/H	:	Sample-and-Hold
SNDR	:	Signal-to-Noise Plus Distortion Ratio
SNR	:	Signal-to-Noise Ratio
T/H	:	Track-and-Hold
TI	:	Time Interleaved
THD	:	Total Harmonic Distortion
UGB	:	Unity-Gain Bandwidth
VCM	:	Common-Mode Voltage
VLSI	:	Very Large Scale Integration
WSN	:	Wireless Sensor Node



TABLE OF CONTENTS

Abstract	iii
Key Words.....	v
Acknowledgments.....	vii
List of Abbreviations.....	xi
Table of Contents.....	xiii
List of Figures	xv
List of Tables.....	xvii
Chapter 1 Introduction	1
1.1 Overview.....	1
1.2 Applications of Low-Power High-Speed ADCs	4
1.2.1 WIRELESS SENSOR NODE.....	6
1.2.2 PORTABLE MEDICAL INSTRUMENTS	8
1.3 Research Objective and Thesis Organization.....	9
1.4 Originality and Publications.....	11
Chapter 2 Overview of ADC Architecture and Redundancy Method.....	13
2.1 Introduction of ADC Architectures	13
2.1.1 FLASH ADCS.....	14
2.1.2 SUB-RANGING ADCS.....	16
2.1.3 SUCCESSIVE-APPROXIMATION-REGISTER ADCS	17
2.1.4 PIPELINE ADCS.....	19
2.1.5 TIME-INTERLEAVED ADCS.....	21
2.1.6 CONCLUSIONS	22
2.2 Overview of Redundancy Techniques	23
2.2.1 INTRODUCTION	23
2.2.2 NON-BINARY REDUNDANCY METHOD.....	25
2.2.3 BINARY REDUNDANCY METHOD	28
2.2.4 CONCLUSION.....	32
Chapter 3 Advanced Capacitive Switching Techniques of SAR ADCs.....	33
3.1 Introduction	33
3.2 Different Switching Methods.....	34
3.2.1 CONVENTIONAL METHOD.....	34
3.2.2 SPLIT-CAPACITOR SWITCHING METHOD.....	39
3.2.3 SET-AND-DOWN METHOD.....	42
3.2.4 MERGED-CAPACITOR METHOD.....	45
3.2.5 CONCLUSIONS	47
Chapter 4 Proposed Techniques for Switching Energy Reduction.....	49

4.1	Monotonic Split-Capacitor Switching Method.....	49
4.1.1	<i>INTRODUCTION.....</i>	49
4.1.2	<i>ANALYSIS OF PROCEDURE AND SWITCHING ENERGY.....</i>	49
4.1.3	<i>ADVANTAGES AND DISADVANTAGES.....</i>	52
4.2	Monotonic Multi-Switching Method	53
4.2.1	<i>INTRODUCTION.....</i>	53
4.2.2	<i>ANALYSIS OF PRINCIPLE AND SWITCHING ENERGY.....</i>	54
4.2.3	<i>ADVANTAGES AND DISADVANTAGES.....</i>	57
4.3	Conclusion.....	60
Chapter 5 Design Example of A 0.6V 8-bit 100MHz MMS SAR ADC		61
5.1	Overall Proposed ADC Architecture.....	61
5.2	Circuit-Level Design	62
5.2.1	<i>BOOTSTRAPPED SWITCH FOR HIGH THD</i>	62
5.2.2	<i>DYNAMIC COMPARATOR DESIGN.....</i>	63
5.2.3	<i>COMPENSATIVE REDUNDANCY IMPLEMENTATION FOR ACHIEVING HIGH-SPEED IN ULTRA-LOW-VOLTAGE DESIGN.....</i>	65
5.2.4	<i>DIGITAL CORRECTION CIRCUIT FOR DESIRED RESOLUTION ACQUIREMENT.....</i>	67
5.3	Simulation Results.....	68
5.4	Conclusion.....	71
Chapter 6 Conclusions and Future work		73
6.1	Conclusions	73
6.2	Future Research Work	74
References		75
Appendix 1	Matlab Calculation Model for Switching Method Analysis.....	82

LIST OF FIGURES

Figure 1 Applications of Data Converter	2
Figure 2 ADC Survey Result of FOM vs sampling rate at Nyquist.....	3
Figure 3 ADC Survey Result of SNDR vs BW.....	3
Figure 4 ADC architectures, applications resolutions and sampling rates	4
Figure 5 V_{DD} trend vs Channel length scaling	5
Figure 6 The development trend of ENOB vs Sampling Rate	6
Figure 7 Applications of Wireless Sensor Node in home environment	6
Figure 8 Block diagram of Wireless Sensor Node.....	7
Figure 9 Block diagram of Digital thermometer.....	9
Figure 10 Organization of Thesis	11
Figure 11 an N-bit Flash A/D converter.....	14
Figure 12 Block diagram of a 6-bit sub-ranging ADC.....	16
Figure 13 Basic block of a Successive-approximation-register ADC.....	17
Figure 14 Binary search algorithm of a 5-bit 5-step SAR ADC.	18
Figure 15 Basic block of a pipeline ADC	20
Figure 16 The latency in Pipeline ADC.	21
Figure 17 Block diagram of four-channel time-interleaved ADC.....	21
Figure 18 Settling error example.....	25
Figure 19 Non-binary algorithm.....	27
Figure 20 Binary vs binary with compensation for a 4-b SAR ADC.....	28
Figure 21 A set-and-down SAR ADC with three compensative capacitors.	30
Figure 22 A 5-bit ADEC SAR ADC	31
Figure 23 A 10-b conventional SAR ADC.....	34
Figure 24 Switching procedure of a 3-bit conventional SAR ADC	34
Figure 25 The first transition in the upside array.	36
Figure 26 The switching status (a) at up transition; (b) at down transition.....	37
Figure 27 (1) conventional DAC array; (2)split-MSB capacitor DAC array.....	39
Figure 28 The first transition of a 3-bit split-capacitor SAR ADC	40
Figure 29 (a) up transition; (b) down transition after confirming D1.	40
Figure 30 A 3-bit energy-saving switching SAR ADC.....	41
Figure 31 Block diagram of a set-and-down SAR ADC.....	42

Figure 32 Switching procedure of a 3-bit set-and-down SAR ADC.....	42
Figure 33 (a) up transition (b) down transition SDS after confirming D1.....	44
Figure 34 Switching procedure of a 3-bit merged capacitor SAR ADC.....	45
Figure 35 The second transition in MCS: (a) down transition, (b) up transition.	46
Figure 36 Switching procedure of a 3-bit MSCS SAR ADC.....	50
Figure 37 The first comparison switching process.....	51
Figure 38 (a) “up” transition; (b) “down” transition.	51
Figure 39 Switching energy vs output codes for different switching methods.....	52
Figure 40 An 8-bit MMS SAR ADC.	53
Figure 41 Switching procedure of a MMS SAR ADC.....	54
Figure 42 (a) merged capacitor switching method; (b) proposed MMS method.	55
Figure 43 The upside switching procedure after D2 confirmed.....	56
Figure 44 30-times Monte Carlo in two different approaches.	59
Figure 45 Switching energy vs output codes for different methods in 10-b ADC.....	59
Figure 46 Block diagram of the proposed SAR ADC.....	61
Figure 47 Bootstrapped sampling switch.....	62
Figure 48 Pre-amplifier circuit.....	63
Figure 49 The regenerative latch stage.....	64
Figure 50 Output stage.....	64
Figure 51 Block Diagram of the proposed SAR ADC.....	65
Figure 52 Digital error correction circuit.....	67
Figure 53 FFT of the 8192 digital output.....	68
Figure 54 FFT of the 1024 digital output.....	68
Figure 55 Simulated SNDR (with transient noise) versus input frequency.....	69
Figure 56 30-time Monte-Carlo simulation@ $f_{IN}=48.4\text{MHz}$, $f_S=100\text{MS/s}$	69
Figure 57 INL/DNL vs. Digital Output Codes.....	70

LIST OF TABLES

Table 1 Comparison between two methods by sweeping VCM	58
Table II Comparison of Switching Methods	60
Table III MMS with redundancy can tolerate VCM variations	66
Table IV Comparison to state-of-the-art ultra-low-voltage SAR ADCs.....	71

