

**Speed Enhancement Techniques for Comparator-
Based Switched-Capacitor Circuits**

by

Victor, Wong Kim Fai

Master of Science

In

Electrical and Electronic Engineering

2010



**Faculty of Science and Technology
University of Macau**

ABSTRACT

Digital integrated circuits (ICs) have been benefited comprehensively by the continuing CMOS technology scaling while analog designs experience many aspects of difficulties. Switched-Capacitor (SC) Circuits have been playing an important role in analog IC applications over the past decades. Many traditional sample-data systems mainly rely on operational amplifiers (opamp). However, the design of an opamp becomes increasingly challenging due to reduced supply voltages and low intrinsic device resistance in scaled CMOS technologies.

Recently, different classes of topologies have shown to be feasible to replace the functionality of opamp in sampled-data systems. Comparator-based switched-capacitor (CBSC) circuit technique is one of the applicable candidates to implement high performance opamp-less sampled-data applications and it is also compatible with most known architectures. Nevertheless, the conventional operation scheme in CBSC circuit technique limits its capability while operating at high speed.

This thesis will propose two speed-enhancement techniques for CBSC circuits to boost their competence at higher operating frequency. The first part of this work will explore in detail with the principle of operation of the two proposed techniques, as well as their circuit implementation. The second part will present both system-level and circuit-level design of the sigma-delta ($\Sigma\Delta$) modulators incorporated with the two proposed CBSC techniques. The first $\Sigma\Delta$ modulator with 500 kHz signal bandwidth achieves a dynamic range (DR) of 81 dB and consumes 3 mW. The second one with 2 MHz signal bandwidth achieves a DR of 70 dB and consumes 2.8 mW. Both of them were implemented in 90 nm CMOS technology with 1.2-V voltage supply.

TABLE OF CONTENTS

ABSTRACT	IV
ACKNOWLEDGEMENT	V
KEY WORDS	VI
LIST OF ABBREVIATIONS	VIII
TABLE OF CONTENTS	IX
LIST OF FIGURES	XI
LIST OF TABLES	XIV
Chapter 1 INTRODUCTION	1
1.1 OVERVIEW	1
1.2 ARCHITECTURE OF OPAMP-LESS SWITCHED-CAPACITOR CIRCUITS.....	4
1.2.1 <i>Inverter-Based Technique</i>	4
1.2.2 <i>Comparator-Based Technique</i>	5
1.3 MOTIVATION.....	5
1.4 THESIS ORGANIZATION	5
1.5 STATEMENT OF ORIGINALITY.....	7
Chapter 2 COMPARATOR-BASED SWITCHED-CAPACITOR CIRCUITS	10
2.1 INTRODUCTION	10
2.2 BASIC PRINCIPLE OF OPERATION	10
2.2.1 <i>Opamp-Based Switched-Capacitor Gain Stage</i>	11
2.2.2 <i>Comparator-Based Switched-Capacitor Gain Stage</i>	12
2.3 PRACTICAL CBSC GAIN STAGE CHARGE TRANSFER.....	13
2.3.1 <i>Preset Phase</i>	14
2.3.2 <i>Coarse Charge Transfer Phase</i>	15
2.3.3 <i>Fine Charge Transfer Phase</i>	16
2.3.4 <i>Ramp Linearity</i>	17
2.4 SPEED AND ACCURACY TRADE-OFF	19
2.5 SUMMARY.....	20
Chapter 3 SIGMA-DELTA MODULATION	22
3.1 INTRODUCTION	22
3.2 QUANTIZATION NOISE	22
3.3 NYQUIST-RATE CONVERTERS	23
3.4 SIGMA-DELTA CONVERTERS.....	25
3.5 COMMON ARCHITECTURES FOR $\Sigma\Delta$ CONVERTERS.....	28
3.5.1 <i>Single-stage topology</i>	28
3.5.2 <i>Multi-Stage topology</i>	29
3.6 SUMMARY.....	30

Chapter 4 SPEED ENHANCEMENT TECHNIQUES FOR CBSC CIRCUITS I.	
UNIDIRECTIONAL CHARGING SCHEME	32
4.1 INTRODUCTION	32
4.2 PRINCIPLE OF OPERATION	32
4.3 APPLICATION EXAMPLE – A 500 KHZ BW SIGMA-DELTA MODULATOR FOR BLUETOOTH APPLICATIONS	35
4.3.1 <i>Modulator Architecture and Schematic</i>	35
4.3.2 <i>Circuit Implementation – Comparator–Based Gain Stage with Unidirectional Charging Scheme</i>	41
4.3.3 <i>1.5-Bit Quantizer</i>	48
4.3.4 <i>CLOCK GENERATION</i>	54
4.4 SIMULATION RESULTS	55
4.5 SUMMARY	64
Chapter 5 SPEED ENHANCEMENT TECHNIQUES FOR CBSC CIRCUITS II. LEVEL- SHIFTING VARIABLE CURRENT CHARGING TECHNIQUE.....	67
5.1 INTRODUCTION	67
5.2 PRINCIPLE OF OPERATION	67
5.3 APPLICATION EXAMPLE – A 2-MHZ BW SIGMA-DELTA MODULATOR FOR WCDMA APPLICATIONS	70
5.3.1 <i>Modulator Architecture and Schematic</i>	70
5.3.2 <i>Circuit Implementation – Comparator–Based Gain Stage with Level-Shifting Variable Current Charging Technique</i>	73
5.3.3 <i>Clock Generation</i>	80
5.4 SIMULATION RESULTS	81
5.5 SUMMARY	90
Chapter 6 CONCLUSIONS	93
6.1 CONCLUSIONS OF THE THESIS	93
6.2 RECOMMENDATIONS FOR FURTHER RESEARCH WORK	94