

**Design of Analog-to-Digital Converters with Binary
Search Algorithm and Digital Calibration Techniques**

by

Si Seng Wong, Dicky

**Master in
Electrical and Electronics Engineering**

2011



**Faculty of Science and Technology
University of Macau**


Abstract

ANALOG to digital converters (ADCs) act as a “translator” between the real world and the computer world, which “translate” the human known information from analog signal into digital signal for computers to process. The demanding market of the ADCs are increasing rapidly due to the broad-range of applications such as image processing, consumer electronics, bio-medical instruments, and wireless communication, etc. In the recent years, the CMOS technology are scaling down in a fast trends, leading to higher speed and lower power consumption because of smaller parasitic capacitance for digital circuit design. However, reducing the channel-length of the transistors brings more challenge for analog circuit design. The design of operational amplifier (OP-AMP) becomes an challenging issue due to the reductions of transistor intrinsic gain and supply voltage. On the other hand, reducing the size of the transistors leads to offset problems. Therefore, design of high-speed high resolution ADC in nanometer technology becomes a very challenging issue in the integration circuit (IC) design.

While the technology is scaling down, the power consumption and area of the digital circuits are reduced incredibly. Thus, modern mixed-signal design trends are putting more digital part instead of analog part. Digital calibration is a technique to achieve better linearity in ADC designs. Using the foreground digital calibration techniques, the linearity of the ADCs is enhanced without any additional power consumption because the calibration logics are switched off after the calibration process.

My research works mainly focus on the ADC architectures that are highly related on digital circuits. Within all the Nyquist rate ADC architectures, the architectures applying binary search algorithm such as binary-search ADC and successive approximation register (SAR) ADC mainly rely on the digital circuit design. This thesis presents three research works that are based on binary-search

algorithm. The first research work proposes a calibration technique for medium speed medium resolution ADC. This technique calibrates the parasitic effects on the split capacitor array, and it is a foreground calibration scheme, so it does not consume power during normal ADC operation. The calibration technique is designed and simulated under a 10-bit 100MS/s SAR ADC structure, with 15% to 25% of top plate parasitic capacitance. Detail logic flow of the calibration technique will be discussed in Chapter 2. The second research work proposes a new 5-bit 600MS/s binary-search ADC architecture designed in 65 nm CMOS process. The proposed ADC uses three different techniques, namely, distributed-residue, folding, and interleaved reference pre-charging, in order to prevent signal dependent offset, reduce the switching network complexity, and minimize the power consumption of the reference ladder. Detail implementation scheme will be discussed in Chapter 3. The last research work is a 5-bit 500MS/s binary-search ADC fabricated in 65 nm. This architecture is an improved version of the second research work, which further reduced the number of comparators from $2N-1$ to N for N -bit resolution. The implementation detail together with the measurement results will be discussed in Chapter 4.



Acknowledgments

I want to thank many people who have been giving a lot of technical, spiritual, and physical supports for my two years of master study and researches. First of all, I really appreciate that my Supervisors Prof. U Seng-Pan and Dr. Sin Sai Weng, who selected the challenging and worthwhile research topic for me. They have been teaching me a lot of design techniques, project management, and view of human life, etc. I would also like to thank the Research Committee of University of Macau of the financial support on my research projects.

My colleges in the Analog and Mixed-Signal VLSI Laboratory are always my best comrades. I would like to express my special thanks to Alpha Chio, Abner Wei, Ivor Chan, Julia Zhu, Ashad, Guo He, Jankey Zhong, Gavin Zhang, and Clark Chen for their valuable technical discussions and spiritual supports. I really enjoy working with them, and they encouraged me a lot when I was weak. Without their support, I am not able to finish the projects. On the other hand, Chinese always say that “Power For good work, must first sharpen his tools.” I would also like to thank Leo Ng for his preparation on our design tools well enough for our projects. And I would also like to thank Justin Choi for his technical support during the measurement progress.

Finally, I would like to thank my family, especially my mother in heaven. They have been paying their full attention to support me without asking any return. I am grateful for their endless love, and I am proud to be their son. I also want to thank my fiancée for her love and toleration. I dedicate this thesis to them.

Table of Contents

Abstract	v
Key Words	ix
Acknowledgments	xi
List of Abbreviations	xv
Table of Contents	xvii
List of Figures	xxi
List of Tables	xxiii
Chapter 1	
Introduction	1
1.1 Overview	1
1.2 Applications	4
1.2.1 <i>Medium-resolution Medium-speed ADC</i>	4
1.2.2 <i>Low-resolution High-speed ADC</i>	4
1.3 Why using more digital circuit rather than analog?	5
1.4 Research Objective	7
1.5 Thesis Organizations	8
1.6 Statement of Originality and Respective Publications	9
Reference	11
Chapter 2	
ADC Architecture Survey	15
2.1 Introduction	15
2.2 Flash ADC	15
2.3 SAR ADC	16
2.4 Two-Step ADC	16
2.5 Pipeline ADC	17
2.6 Sigma-delta ADC	18
2.7 Integrating ADC	18
2.8 Conclusion	19

References	21
Chapter 3	Parasitic Calibration Technique for Split Capacitor Array
	SAR ADCs 23
3.1	Introduction 23
3.2	Capacitor Array 24
3.2.1	<i>Conventional Split Capacitor Array</i> 24
3.2.2	<i>Split Capacitor Array with calibration capacitor bank.....</i> 25
3.2.3	<i>How to define the value of attenuation capacitor and calibration capacitor?..</i> 27
3.3	Implementation Method 28
3.3.1	<i>Offset Calibration Logic</i> 29
3.3.2	<i>Parasitic Calibration Logic</i> 30
3.4	Simulation Results..... 32
3.5	Conclusion..... 35
References	36
Chapter 4	A Power Effective 5-bit 600MS/s Binary Search ADC..... 37
4.1	Introduction..... 37
4.2	Principle Of Operation 38
4.3	Circuit Implementation 42
4.3.1	<i>Asynchronous Clock Generation.....</i> 42
4.3.2	<i>Switching Network</i> 42
4.3.3	<i>Dynamic Comparator.....</i> 43
4.3.4	<i>Comparator Offset Calibration.....</i> 43
4.4	Simulation Results..... 44
4.5	Conclusion..... 47
References	48
Chapter 5	A 4.8-bit ENOB 5-bit 500MS/s Binary-Search ADC with
	Minimized Number of Comparators..... 51
5.1	Introduction 51
5.2	Circuit Theory 52
5.3	Circuit Implementation 56
5.3.1	<i>T/H clock generation and asynchronous clock generation</i> 56
5.3.2	<i>Comparator architecture and offset calibration</i> 57
5.3.3	<i>Distributed T/H</i> 59
5.3.4	<i>Switching Network</i> 60
5.3.5	<i>Decoder.....</i> 60
5.4	PCB design & Measurement Platform..... 61

5.5	Measurement Results.....	64
5.6	Conclusion.....	67
	References	68
Chapter 6	Conclusion and Future Works	69
6.1	Conclusion to This Thesis.....	69
6.2	Future Work.....	70
	Appendix A Verilog code for SAR logic modeling	71
	Appendix B Verilog code for parasitic calibration logic	77



- [1.10] *S3 Graphics, Inc., 2003. "HDTV Fundamentals"*
- [1.11] *Texas Instruments, 2Q 2007. "Video and Imaging Solutions Guide"*
- [1.12] Seung-Chul Lee, Young-Deuk Jeon, "A 10bit 205 MS/s 1.0mm² 90nm CMOS Pipeline ADC for Flat Panel Display Applications", *IEEE J. Solid State Circuits*, vol. 42, No. 12, pp. 2688-2695, December 2007.
- [1.13] H. Kim, D. Jeong, W. Kim, "A 30mW 8b 200 MS/s pipelined CMOS ADC using a switched-opamp technique", in *IEEE Int. Solid-State Circuits Conf. (ISSCC 2005) Dig. Tech. Papers*, pp. 284-285, 2000.
- [1.14] M. Trojer, M. Cleris, U. Gaier, T. Hebein, P. Pridnig, B. Kuttin, B. Tschuden, C. Krassnitzer and C. Kuttin, "A 1.2V 56mW 10 bit 165MS/s Pipeline-ADC for HD-Video Applications", *ESSCIRC 2008*, pp.270-273, Sept. 2008.
- [1.15] C.Chiang and Y.Huang, "A 10-bit pipelined ADC for high frame-rate video/image capturing instruments and systems", *ISIEA 2009*, pp.881-884. Oct. 2009.
- [1.16] B.D. Sahoo and B. Razavi, "A 12-bit 200-MHz CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 44, pp. 2366-2380, Sept. 2009.
- [1.17] *Analog Devices, 10-Bit, 105 MSPS/125 MSPS/150 MSPS, 1.8 V Dual Analog-to-Digital Converter.* [Online]. Available:
http://www.analog.com/static/imported-files/data_sheets/AD9600.pdf
- [1.18] *Maxim, Dual, 6-Bit, 400MSPS ADC with On-Chip, Wideband Input Amplifier.* [Online]. Available:
<http://datasheets.maxim-ic.com/en/ds/MAX107.pdf>
- [1.19] *SiCon Design Technologies' blog, Challenges in CMOS technology node scaling.* [Online]. Available:
<http://blog.sicontech.com/2010/12/challenges-in-cmos-technology-node.html>