




INSTITUTO  
SUPERIOR  
TÉCNICO

INSTITUTO SUPERIOR TÉCNICO  
UNIVERSIDADE TÉCNICA DE LISBOA



FACULDADE DE CIÊNCIAS E TECNOLOGIA  
UNIVERSIDADE DE MACAU



# **TÉCNICAS DE INTERPOLAÇÃO EM FILTROS MULTIRITMO COM CONDENSADORES COMUTADOS PARA INTERFACES ANALÓGICAS COM FILTRAGEM DE ALTA-FREQUÊNCIA**

## **MULTIRATE SWITCHED-CAPACITOR INTERPOLATION TECHNIQUES FOR VERY HIGH-FREQUENCY ANALOG FRONT-END FILTERING**

**U SENG PAN**  
(*MESTRE*)

DISSERTAÇÃO PARA A OBTENÇÃO DO GRAU DE DOUTOR  
EM ENGENHARIA ELECTROTÉCNICA E DE COMPUTADORES NO  
INSTITUTO SUPERIOR TÉCNICO DA UNIVERSIDADE TÉCNICA DE LISBOA

DISSERTAÇÃO PARA A OBTENÇÃO DO GRAU DE DOUTOR  
EM ENGENHARIA ELECTROTÉCNICA E ELECTRÓNICA NA  
FACULDADE DE CIÊNCIAS E TECNOLOGIA DA UNIVERSIDADE DE MACAU

(CONVENÇÃO DE CO-TUTELA DE TESE DE DOUTORAMENTO ENTRE AS DUAS UNIVERSIDADES – MAIO 2002)

JUNHO DE 2002

# Table of Contents

---

<i>Sumário</i>	<i>i</i>
Abstract	iii
<i>Palavras-Chave</i>	<i>v</i>
Keywords	vii
Acknowledgments	ix
Dedication	xiii
List of Abbreviations	xv
Table of Contents	xvii
List of Figures	xxiii
List of Tables	xxix

---

## **CAPÍTULO 1 : INTRODUÇÃO**

**PT – 1**

<i>1.1 Filtragem Analógica Integrada De Alta-Frequência</i>	<i>PT – 1</i>
<i>1.2 Técnicas Multirritmo Com Condensadores Comutados</i>	<i>PT – 3</i>
<i>1.3 Técnicas De Interpolação Em Circuitos Com Sinais Amostrados</i>	<i>PT – 6</i>
<i>1.4 Metas A Atingir Pela Investigação E Desafios De Projecto</i>	<i>PT – 8</i>
<i>1.5 Organização Da Dissertação</i>	<i>PT – 10</i>
<i>1.6 Originalidade</i>	<i>PT – 12</i>
<i>Referências</i>	<i>PT – 16</i>

---

## **CAPÍTULO 2 : NOVAS ESTRUTURAS MULTIRITMO POLIFÁSICAS COM CONDENSADORES COMUTADOS**

**PT – 23**

<i>2.1 Sumário</i>	<i>PT – 23</i>
--------------------	----------------

---

## **CAPÍTULO 3 : COMPENSAÇÃO DO GANHO E DA TENSÃO DE DESVIO-NA- ENTRADA EM CIRCUITOS MULTIRITMO COM CONDENSADORES COMUTADO**

**PT – 25**

<i>3.1 Sumário</i>	<i>PT – 25</i>
--------------------	----------------

<b>CAPÍTULO 4 : PROJECTO DE UM INTERPOLADOR MULTIANDAR COM CONDENSADORES COMUTADOS PARA APLICAÇÕES DE VÍDEO E AMOSTRAGEM NA SAÍDA A 108MHZ</b>	<b>PT - 27</b>
<i>4.1 Sumário</i>	<i>PT - 27</i>
<b>CAPÍTULO 5 : PROJECTO DE UM INTERPOLADOR PASSA-BANDA, COM CONDENSADORES COMUTADOS, COM TRANSLACCÇÃO NA FREQUÊNCIA E AMOSTRAGEM NA SAÍDA A 320MHZ</b>	<b>PT - 29</b>
<i>5.1 Sumário</i>	<i>PT - 29</i>
<b>CAPÍTULO 6 : RESULTADOS EXPERIMENTAIS</b>	<b>PT - 31</b>
<i>6.1 Sumário</i>	<i>PT - 31</i>
<b>CAPÍTULO 7 : CONCLUSÕES E PERSPECTIVAS DE TRABALHO FUTURO</b>	<b>PT - 33</b>
<i>7.1 Análise Global Do Trabalho De Investigação</i>	<i>PT - 33</i>
<i>7.2 Publicações Em Preparação</i>	<i>PT - 36</i>
<i>7.3 Perspectivas De Trabalho Futuro</i>	<i>PT - 36</i>

---

**CHAPTER 1 : INTRODUCTION** **1**

---

1.1 High-Frequency Integrated Analog Filtering	1
1.2 Multirate Switched-Capacitor Techniques	3
1.3 Sampled-Data Interpolation Techniques	5
1.4 Research Goals and Design Challenges	7
1.5 Organization of The Dissertation	8
1.6 Original Contributions	10
References	13

---

**CHAPTER 2 : IMPROVED MULTIRATE POLYPHASE-BASED SC STRUCTURES** **19**

---

2.1 Introduction	19
2.2 Multirate ADB Polyphase Structures	20
2.2.1 Canonic and Non-Canonic ADB Realization	20
2.2.2 SC Circuit Architectures	24
2.3 Low-Sensitivity Multirate IIR Structures	30
2.3.1 Mixed Cascade/Parallel Form	30
2.3.2 Extra-Ripple IIR Form	34
2.4 Practical Design Issues	34
2.4.1 Power Consumption Analysis	34
2.4.2 Capacitor-Ratio Sensitivity Analysis	36
2.4.3 Finite Gain & Bandwidth Effects	41
2.4.4 Input-Referred Offset Effects	42
2.4.5 Phase Timing-Mismatch Effects	45
2.4.6 Noise Analysis	50
2.5 Summary	55
References	56

---

**CHAPTER 3 : GAIN-AND-OFFSET-COMPENSATION FOR MULTIRATE SC CIRCUITS** **61**

---

3.1 Introduction	61
3.2 Autozeroing And Correlated-Double Sampling Techniques	62
3.3 AZ and CDS SC Delay Blocks With Mismatch-Free Property	64
3.3.1 SC Delay Block Architectures	64
3.3.2 Gain and Offset Errors – Expressions and Simulation Verification	68
3.3.3 Multi-Unit Delay Implementations	71
3.4 AZ and CDS SC Accumulators	72
3.4.1 SC Accumulator Architectures	72

3.4.2	Gain and Offset Errors – Expressions and Simulation Verification	74
3.5	Design Examples	76
3.6	Speed And Power Considerations	80
3.7	Summary	84
	References	85

---

## **CHAPTER 4 : DESIGN OF A 108MHZ MULTISTAGE SC VIDEO INTERPOLATING FILTER** **89**

---

4.1	Introduction	89
4.2	Optimum Architecture Design	90
4.2.1	Multistage Polyphase Structure with Half-Band Filtering	90
4.2.2	Spread-Reduction Scheme	92
4.2.3	Coefficient-Sharing Techniques	94
4.3	Circuit Design	95
4.3.1	1st-Stage	95
4.3.2	2nd- and 3rd-Stage	98
4.3.3	Digital Clock Phase Generation	99
4.4	Circuit Layout	102
4.5	Simulation Results	103
4.5.1	Behavioral Simulations	103
4.5.2	Circuit-Level Simulations	103
4.6	Summary	106
	References	107

---

## **CHAPTER 5 : DESIGN OF A 320MHZ FREQUENCY TRANSLATED SC BANDPASS INTERPOLATING FILTER** **111**

---

5.1	Introduction	111
5.2	Prototype System-Level Design	113
5.2.1	Multi-notch FIR Transfer Function	113
5.2.2	Time-Interleaved Serial ADB Polyphase Structure with Autozeroing	114
5.3	Prototype Circuit-Level Design	115
5.3.1	Autozeroing ADB and Accumulator	115
5.3.2	High-Speed Multiplexer	117
5.3.3	Overall SC Circuit Architecture	119
5.3.4	Telescopic opamp with Wide-Swing Biasing	119
5.3.5	nMOS Switches	122
5.3.6	Noise Calculation	123
5.3.7	I/O Circuitry	123
5.3.8	Low Timing-Skew Clock Generation	124

<b>5.4</b>	<b>Layout Considerations</b>	<b>128</b>
5.4.1	Device and Path Matching	128
5.4.2	Substrate and Supply Noise Decoupling	132
5.4.3	Shielding	135
5.4.4	Floor Plan	135
<b>5.5</b>	<b>Simulation Results</b>	<b>136</b>
5.5.1	Opamp Simulations	136
5.5.2	Filter Behavioral Simulations	139
5.5.3	Filter Transistor-Level and Post-Layout Simulations	139
<b>5.6</b>	<b>Summary</b>	<b>142</b>
	<b>References</b>	<b>143</b>

---

## **CHAPTER 6 : EXPERIMENTAL RESULTS** **147**

<b>6.1</b>	<b>Introduction</b>	<b>147</b>
<b>6.2</b>	<b>PCB Design</b>	<b>147</b>
6.2.1	Floor Plan	150
6.2.2	Power Supplies and Decoupling	150
6.2.3	Biasing Currents	151
6.2.4	Input and Output Network	151
<b>6.3</b>	<b>Measurement Setup And Results</b>	<b>153</b>
6.3.1	Frequency Response	154
6.3.2	Time-Domain Signal Waveforms	154
6.3.3	One-Tone Signal Spectrum	157
6.3.4	Two-Tone Intermodulation Distortion	157
6.3.5	THD and IM3 vs. Input Signal Level	160
6.3.6	Noise Performance	160
6.3.7	CMRR and PSRR	162
<b>6.4</b>	<b>Summary</b>	<b>164</b>
	<b>References</b>	<b>166</b>

---

## **CHAPTER 7 : CONCLUSIONS AND FUTURE WORK** **169**

<b>7.1</b>	<b>Research Overview</b>	<b>169</b>
<b>7.2</b>	<b>Publications Under Preparation</b>	<b>171</b>
<b>7.3</b>	<b>Perspectives For Future Work</b>	<b>172</b>

<b>APPENDIX 1 : TIMING-SKEW ERRORS WITH S/H EFFECTS</b>	<b>175</b>
<hr/>	
A1.1 Spectrum Expressions for IUON-SH and INCON-SH	176
A1.1.1 IUON-SH	176
A1.1.2 INCON-SH	177
A1.2 Closed Form SNR Expression for IUON-SH	179
A1.2.1 IUON-SH	179
A1.2.2 INCON-SH	181
A1.3 Spectrum Correlation of INOU-IS and IUON-SH	184
<b>APPENDIX 2 : NOISE ANALYSIS FOR SC ADB DELAY LINE AND POLYPHASE SUBFILTERS</b>	<b>191</b>
<hr/>	
A2.1 Output Noise Of ADB Delay Line	191
A2.2 Output Noise Of Polyphase Subfilters	193
A2.2.1 Using TSI Input Coefficient SC Branches	193
A2.2.2 Using OFR Input Coefficient SC Branches	195
<b>APPENDIX 3 : GAIN, PHASE AND OFFSET ERRORS FOR GOC MF SC DELAY CIRCUIT I AND J</b>	<b>197</b>
<hr/>	
A3.1 GOC MF SC Delay Circuit I	197
A3.2 GOC MF SC Delay Circuit J	200