

MST (2)  
015  
146

**Non-Scan Design For Testability of Digital Circuits  
Based on Genetic Algorithm**

( 基於基因算法的數字電路非掃描可測性設計 )

by

**Ng Chi Long (Michael)**

**Master of Science in Electrical and Electronics Engineering**

2002



**Department of Electrical and Electronics Engineering  
Faculty of Science and Technology  
University of Macau**

---

# TABLE OF CONTENTS

<b>LIST OF FIGURES.....</b>	<b>VII</b>
<b>LIST OF TABLES.....</b>	<b>X</b>
<b>GLOSSARY</b>	<b>XI</b>
<b>LIST OF ABBREVIATIONS .....</b>	<b>XII</b>
<b>CHAPTER 1: INTRODUCTION .....</b>	<b>1</b>
1.1 <b>What is Design For Testability? .....</b>	<b>2</b>
1.2 <b>Why Design For Testability? .....</b>	<b>4</b>
1.3 <b>Disadvantages and Advantages of Design For Testability .....</b>	<b>6</b>
1.4 <b>Development of Design For Testability.....</b>	<b>7</b>
1.5 <b>Chapter Concluding Remarks.....</b>	<b>22</b>
<b>CHAPTER 2: AN INITIAL DIGITAL CIRCUIT DESIGN WITH PROPOSED DFT .....</b>	<b>23</b>
2.1 <b>The Proposed Digital Circuit Examples .....</b>	<b>24</b>
2.1.1       A Toggle Flip Flop .....	24
2.1.2       A 4–Bit down counter.....	26
2.1.3       A 4 Bit Register.....	29
2.1.4       A Delay Fine Tuning Circuit.....	33
2.1.5       A 64-Bit Channel Element .....	36
2.2 <b>The Proposed Design For Testability .....</b>	<b>38</b>
2.2.1       The Advantages and Disadvantages of Scan Based Design .....	38
2.2.2       Proposed Non-Scan Design For Testability .....	40
2.3 <b>Chapter Concluding Remarks.....</b>	<b>46</b>
<b>CHAPTER 3: FAULT MODELS AND FAULT SIMULATIONS.....</b>	<b>48</b>
3.1 <b>Stuck At Fault Model.....</b>	<b>49</b>
3.2 <b>Fault Simulations .....</b>	<b>51</b>

---

3.3	Chapter Concluding Remarks.....	54
<b>CHAPTER 4: GENETIC ALGORITHM AND TEST PATTERN GENERATION .....</b>		
		<b>55</b>
4.1	Genetic Algorithm.....	55
4.2	Application to Test Pattern Generation.....	57
4.2.1	Problem Formulation.....	57
4.2.2	Encoding and Decoding.....	59
4.2.3	Evaluation (Fitness) Function.....	60
4.2.4	Genetic Operators.....	61
4.2.5	Reproduction Strategy.....	62
4.3	Chapter Concluding Remarks.....	62
<b>CHAPTER 5: TEST COMPARISON OF BENCHMARK CIRCUITS .....</b>		
		<b>63</b>
5.1	Application in The Simple Toggle Flip Flop.....	63
5.2	Application in The 4-Bit Channel Element Design.....	79
5.3	Application in The Benchmark Circuits.....	84
5.3.1	Testing of The Benchmark Circuit s298.....	84
5.3.2	Testing of The Benchmark Circuit s344.....	87
5.3.3	Testing of The Benchmark Circuit s349.....	89
5.3.4	Testing of The Benchmark Circuit s382.....	91
5.3.5	Testing of The Benchmark Circuit s386.....	93
5.3.6	Comparison of Test Performance with Other DFT Schemes.....	95
5.4	Chapter Concluding Remarks.....	96
<b>CHAPTER 6: CONCLUSIONS AND FUTURE WORK.....</b>		
		<b>97</b>
6.1	Conclusions .....	97
6.2	Future Work .....	99
<b>BIBLIOGRAPHY .....</b>		<b>100</b>
<b>APPENDIX A: THE STIMULUS PROGRAM EXAMPLE -- FSIMGADFT...</b>		<b>104</b>