

**Mixed Mode Phase Locked Loop Macromodeling and Simulation with
PSPICE**

by

Mak Peng Kin

**A Thesis submitted in partial fulfillment
of the requirement of the degree of**

MASTER OF SCIENCE

in

ELECTRICAL & ELECTRONICS ENGINEERING

**Faculty of Science and Technology
UNIVERSITY OF MACAU**

March 1998

CONTENT :

	Page
ACKNOWLEDGMENTS	4
ABSTRACT	4-5
CHAPTER 1.	6-9
INTRODUCTION	
CHAPTER 2.	10-18
MACROMODELING	
CHAPTER 3.	19-22
INTRODUCTION OF PHASE LOCKED LOOP (PLL)	
CHAPTER 4.	23-25
MATHEMATICAL ANALYSIS OF PLL	
CHAPTER 5.	26-50
MACROMODELLING OF THE MIXED MODE PLL'S MAIN BUILDING CIRCUITS	
CHAPTER 6.	51-65
ANALOG PLL (APLL) & MIXED MODE PLL (MPLL) MACROMODEL	
CHAPTER 7.	66-69
APLL AND MPLL SIMULATION RESULT'S COMPARISION	

CHAPTER 8.	70-100
APLL AND MPLL OUTPUT CHARACTERISTICS' COMPARSION AND THEIR SPICE CODES	
CHAPTER 9.	101-102
APPLICATION	
CHAPTER 10.	103-104
DISCUSSION	
CHAPTER 11.	105-107
CONCLUSION & RECOMMENDATION	
REFERENCES	108-109
APPENDIX A	110-130
RESULTS OF APLL MACROMODEL	
APPENDIX B	131-138
RESULTS OF THE MAIN BUILDING CIRCUITS OF MPLL	