




澳門大學
UNIVERSIDADE DE MACAU



Multistandard-Compliant and Low-Voltage Analog-Baseband Techniques for Wireless Communication Systems

MAK PUI IN (ELVIS)

A Thesis submitted for the fulfillment of the
requirements of the Degree of

DOCTOR OF PHILOSOPHY (Ph.D.)

in

ELECTRICAL AND ELECTRONICS ENGINEERING

Faculty of Science and Technology
University of Macau

July 2006

Table of Contents

Abstract	I
Key Words	III
Acknowledgements	V
Dedication	VII
Table of Contents	IX
List of Figures	XIII
List of Tables	XVII
1 Introduction	1
1.1 Evolution of wireless communications	1
1.2 Wireless-IC developments – design challenges and future prospects	1
1.3 Research objectives	3
1.3.1 Transceiver architectural techniques for multistandard-compliance	3
1.3.2 Analog-baseband techniques for low-voltage implementation	4
1.4 Research contribution and publications	5
1.5 Organization of the thesis	8
References	9
2 Toward a Multistandard Terminal – Architecture Selection and Case Study	13
2.1 Introduction	13
2.2 Receiver (RX) architectures	13
2.2.1 Superheterodyne RX	13
2.2.2 Image-rejection RX – Hartley and Weaver	14
2.2.3 Zero-IF RX	15
2.2.4 Low-IF RX	15
2.3 Transmitter (TX) architectures	16
2.3.1 Superheterodyne TX	16
2.3.2 Direct-up TX	17
2.3.3 Two-step-up TX	17
2.4 Comparisons of RX and TX architectures	18
2.5 RX and TX architectures used for modern wireless communication standards	19
2.5.1 GSM/DCS/PCS	19

2.5.2	WCDMA (UMTS)	20
2.5.3	802.11x and HiperLAN 2	20
2.5.4	Bluetooth (802.15.1), HomeRF, ZigBee (802.15.4) and Ultra Wideband (802.15.3)	21
2.6	State-of-the-art RX and TX architectures for modern wireless standards	22
2.7	Case study	24
2.7.1	Cellular RX: GSM/DCS/PCS/WCDMA	24
2.7.2	WPAN & WLAN TXRs for Bluetooth and 802.11b	25
2.7.3	WLAN TXRs for 802.11a/b/g	27
2.8	A “universal” TXR for GSM/DSC/PCS/WCDMA/Bluetooth/802.11a/b/g	30
	References	31
3	Two-Step Channel Selection – A Technique for Multistandard Transceiver Front-Ends	43
3.1	Introduction	43
3.2	Conventional and proposed channel-selection schemes	43
3.2.1	Conventional: fixed LO_{RF} + varying IF	44
3.2.2	Conventional: varying LO_{RF} + fixed IF	45
3.2.3	Two-step channel selection [3.4-3.7]: coarse-varying LO_{RF} + fine-varying IF	45
3.3	Low-IF/zero-IF reconfigurable receiver design	49
3.3.1	System-design overview	49
3.3.2	Proposed receiver architecture	50
3.3.3	Step-1: RF AFE in low-IF mode	52
3.3.4	Step-2: IF AFE in low-IF modes A and B	53
3.3.5	Step-2: IF AFE in zero-IF mode	53
3.4	Direct-up/two-step-up reconfigurable transmitter	53
3.5	Reconfigurable IF AFE design	54
3.5.1	Triple-mode channel-selection filter	54
3.5.2	Multifunctional sampling-mixer scheme	57
3.6	Summary	63
	References	63
4	System Design of SiP Receiver for IEEE 802.11a/b/g WLAN	67
4.1	Introduction	67
4.2	System design	67
4.2.1	System partition	67
4.2.2	Multistandard compliance using a flexible-IF technique	69
4.2.3	Simplified radio front-end using a two-step channel selection technique	70
4.3	Translating the 802.11a/b/g standards to receiver design specifications	72
4.4	Gain plan	74
4.5	Analog baseband gain and filter-order plans	74

4.6	Summary	76
	References	76
5	Low-Voltage Analog-Baseband Techniques	79
5.1	Introduction	79
5.2	OpAmp	79
5.3	CT level shifter	80
5.4	Linear R-to-I converter	81
5.5	CT CMFB	81
5.6	Current switch	83
5.7	Inside-OpAmp DOC	83
5.7.1	Basic principle 1 – design for switchability	83
5.7.2	Basic principle 2 – negative feedback for noise and nonlinearity reductions	84
5.7.3	Basic principle 3 – negative feedback for area savings	84
5.7.4	Block-level design – convergent speed, stability and coverable range	85
5.7.5	Transistor-level implementation	86
5.7.6	Simulation results	89
5.8	Series-switching mixer, mixed-mode I/Q generator and CSF (co-design)	91
5.8.1	Basic principles of switching mixer	91
5.8.2	Low-voltage switching mixer	92
5.8.3	Low-voltage SS mixer with inherent I/Q generation	92
5.8.4	Mismatch analysis	94
5.8.5	Low-voltage CSF	95
5.8.6	Design example and simulation results	96
5.9	SCR PGA	96
5.9.1	Background – limitations of switched-resistor PGA in LV implementation	96
5.9.2	Operating principles	98
5.9.3	Proposed R-to-I conversion circuit	99
5.9.4	Constant feedback factor	100
5.9.5	Design examples	100
5.9.6	Linearity considerations	101
5.9.7	Noise considerations	102
5.9.8	Design example and simulation results – multiple-stage SCR PGA with DOC	102
5.10	Summary	109
	References	109
6	An Experimental 1-V SiP Receiver Analog-Baseband IC for IEEE 802.11a/b/g WLAN	113
6.1	Introduction	113
6.2	Receiver analog-BB architecture	113

6.3	Simulation methodology	114
6.4	Circuit implementation	115
6.4.1	Preselect filter and DQDC	115
6.4.2	Channel-selection LPF, PGA and DOC scheme	117
6.4.3	I/O circuitry	118
6.5	Simulation results	120
6.6	Silicon implementation and test strategy [6.6]	120
6.7	Experimental results	124
6.7.1	Double-quadrature-downconversion filter	124
6.7.2	SCR programmable-gain amplifier [6.10, 6.11]	126
6.7.3	Analog-baseband IC	128
6.8	Summary	132
	References	132
7	Conclusions, Benchmarks and Future Work	135
7.1	Thesis conclusions	135
7.2	Benchmarks	136
7.2.1	Functional blocks	136
7.2.2	Complete analog baseband	137
7.3	Recommendations for future work	137
	References	138
Appendix 1	Depletion-Mode MOS Capacitor for Low-Voltage Operation	143
A.1.1	MOS capacitor	143
A.1.2	Parallel-compensated depletion-mode MOS capacitor	143
	References	145