MSTEE
054
IEONG

ECG QRS Complex Detection with Programmable Hardware

（心電圖QRS複合波檢測算法及可編程器件實現）

by

Ieong Chio In

A thesis submitted in partial fulfillment of the requirements for the degree of

Master of Science in Electrical and Electronics Engineering

Faculty of Science and Technology
University of Macau

2008

Approved by _____
Supervisor

_____

_____

_____

Date Sep. 2008

TABLE OF CONTENTS

List of Figures iv
List of Tables viii
List of Abbreviations ix
Chapter 1: Introduction 1
1.1 Electrocardiogram 1
1.1.1 Measurement and Morphology of ECG 1
1.1.2 MIT/BIH Arrhythmia Database 4
1.2 Motivation 8
1.3 Thesis Organization 9
Chapter 2: Theory Background 10
2.1 Related ECG QRS Complex Detection Methods 10
2.1.1 Derivative-based Method 10
2.1.2 Filter-based Method 11
2.1.3 Mathematical Morphology Method 12
2.1.4 Wavelet Transform Method 13
2.2 Morphological Filtering 13
2.2.1 Introduction to Mathematical Morphology 13
2.2.2 2-D Morphological Operators 14
2.2.3 1-D Morphological Filtering 18
2.3 Wavelet Transform Theory 22
2.3.1 Introduction to Wavelet Transform 22
2.3.2 Dyadic Wavelet transform and "Algorithme À Trous" Fast Algorithm 24
2.3.3 Quadratic Spline Wavelet transform Theory 26
Chapter 3: Field Programmable Gate Array 29
3.1 Architecture 29
3.1.1 Configurable Logic Block 30
3.1.2 Configurable I/O Block 30

3.1.3 Programmable Interconnection 31
3.2 Design Methodologies 32
3.2.1 Schematic-based Design 33
3.2.2 HDL-based Design 33
3.2.3 High-level Design Method 34
3.3 Advantages of FPGA 35
Chapter 4: Algorithm and Implementation of QRS Complex Detection System in FPGA 37
4.1 Morphological Filtering 38
4.1.1 Morphological Filtering Algorithm 38
4.1.2 Implementation Architecture in FPGA 39
4.2 Quadratic Spline Wavelet transform (QSWT) 42
4.2.1 Characteristic of QSWT for QRS Complex detection 42
4.2.2 Implementation Architecture in FPGA 45
4.2.2.1 Distributed Arithmetic Finite Impulse Filter 45
4.2.2.2 Filter Bank for QSWT 48
4.3 Modulus Maxima Pair Recognition module 50
4.3.1 Features Extraction 51
4.3.1.1 Zero-crossing detection 51
4.3.1.2 Peak detection 53
4.3.1.3 Threshold adjustment 55
4.3.2 Decision-making of QRS Complex Positions 57
4.3.2.1 State transitions 58
4.3.2.2 Gateway variable 62
4.3.2.3 Refractory blanking 63
4.3.2.4 Reset the state machine 63
4.4 Implementation Results and Analysis 64
4.4.1 Implementation Platform 64
4.4.2 Signals of system 64
4.4.3 Resource Consumption and Maximum Frequency 65
4.4.4 Detection Accuracy 67

4.4.5 Techniques for Circuit Architecture Design 67
4.4.5.1 Sequential Operation Implementation in FPGA 69
4.4.5.2 Breaking Critical Path of Modules 71
4.4.5.3 Considerations of Resource Consumption and Maximum Clock Frequency 71
Chapter 5: Conclusion and Further Improvements 73
Bibliography 75
Publications 79