

**Operation and DC-Link Voltage Control of Three-Phase
Four-Wire Unified Power Quality Conditioners**

by

Fan Ng

Master of Science in Electrical and Electronics Engineering

03/2007



**Faculty of Science and Technology
University of Macau**

TABLE OF CONTENTS

List of figures	v
List of TABLES	x
LIST of Abbreviations	xii
Chapter 1: introduction	1
1.1 Power quality	1
1.1.1 Introduction to Power Quality	1
1.1.2 Common Power Quality Issues.....	4
1.1.3 Effect on Equipment and Standard of Power Quality Issues	10
1.1.4 Standards of Power Quality	14
1.2. Development of Series and Parallel Power Quality Compensation - Unified Power Quality Conditioner (UPQC).....	18
1.2.1 History Development.....	18
1.2.2 Structure and Control Algorithms of UPQC.....	24
1.2.3 Control Algorithms	28
1.3 Organization of the Thesis	36
1.4 Research goals and targets	37
Chapter 2: Instantaneous reference signal algorithms for three-phase four-wired active power filters.....	39
2.1 Introduction.....	39
2.2 Conventional Active and Reactive Powers in Three-Phase Systems [61].....	41
2.3 Instantaneous Power Definitions for Three-phase Four-wired systems	42
2.3.1 $a-b-c$ Coordinates [32]	42
2.3.2 $\alpha-\beta-0$ Reference Frames [31]	45
2.3.3 $p-q-r$ Reference Frames [57].....	48
2.4 Instantaneous reference signal algorithms of UPQC with Instantaneous Power theory	53
2.4.1 $a-b-c$ Coordinates Algorithm [32]	56
2.4.2 $\alpha-\beta-0$ Coordinates Algorithm [31]	63

2.4.3 $p-q-r$ Coordinates Algorithm [57].....	69
2.4.4 Compensation with reference sinusoidal waves	75
2.4.5 Proposed $p-q-r$ Sinusoidal Adjusting Compensation.....	77
2.4.6 Comparison	88
2.5 Summary	91
Chapter 3: Operations and Design of UPQC	93
3.1 Introduction.....	93
3.2 Series Active Power Converter.....	97
3.2.1 Structure and mathematical model of Series Power Converter [64].....	98
3.2.2 Closed-loop control of SAPF [64]	101
3.2.3 Reference positive-sequence Sinusoidal wave extraction [30].....	103
3.3 Parallel Active Power Converter	104
3.3.1 Structure of Parallel Power Converter	105
3.3.2 Current Control Algorithm and Its PWM Control.....	106
3.4 Instantaneous Power Flow of UPQC	110
3.4.1 Reactive Power Compensation and Its Control	110
3.4.2 Active Power Flow Control in UPQC	112
3.4.3 Simulation and Discussion of Operation of UPQC	116
3.5 DC Link Voltage Control and Its DC Capacitance Design	120
3.5.1 DC-Link Power Block Modeling.....	122
3.5.2 Feedback control with P Controller	123
3.5.2.1 Stability of UPQC with P Controller	124
3.5.2.2 Operation range and selection of controller gain	125
3.5.2.3 Simulation of UPQC with P Controller	127
3.5.2.4 Limitations of P Controller	130
3.5.3 Feedback Control with PI Controller.....	131
3.5.3.1 Stability of UPQC with PI Controller.....	132
3.5.3.2 Optimization of controller gains	133
3.5.3.3 Stabilization of closed-loop system with Dynamic pole placement in UPQC	138

3.5.4 Transient of the DC-link voltage and the minimum dc-link capacitance Design.....	146
3.6 Summary	152
Chapter 4: Experimental System and Results	155
4.1 Introduction.....	155
4.2 Experimental Systems.....	156
4.2.1 System Configuration	156
4.2.1.1 Series Part of UPQC (Series active power filter).....	157
4.2.1.2 Parallel Part of UPQC (Parallel Active Power Filter)	159
4.2.2 Selection of Hardware parameters and System Implementation	162
4.2.2.1 Hardware selection of SAPF.....	162
4.2.2.2 The PAPF and the dc-link feedback design.....	166
4.3 System Control Strategy	176
4.4 Experimental Results	178
4.4.1 Experimental result without proposed dynamic pole placement algorithm	178
4.4.2 Experimental result with proposed dynamic pole placement algorithm	181
4.5 Summary	185
Chapter 5: Conclusion.....	186
bibliography	189
APPENDIX A: Source Code of the SAPF DSP	197
APPENDIX B: Source Code of the PAPF DSP	209
APPENDIX C: Publications	220
APPENDIX D: Award	221