Macromodels of A/D and D/A converters with PSPICE

by

Chou On Sek

A thesis submitted in partial fulfilment
of the requirements of the Degree of

MASTER OF SCIENCE

in

ELECTRICAL AND ELECTRONIC ENGINEERING

Faculty of Science and Technology

UNIVERSITY OF MACAU

November 1997

Table of Contents

Acknowledgments i

Abstract ii

Chapter 1 Introduction 1

1.1 SPICE Simulator 1
1.2 Macromodels 3
1.3 A/D and D/A conversions 6

Chapter 2 Digital and Mixed Analog Digital Simulation 10

2.1 Mixed Analog Digital Simulation in SPICE 10
2.2 Digital Simulation in SPICE 12

Chapter 3 Digital circuits using the new approach in SPICE 15

Chapter 4 Time delay modeling in the new approach 27

4.1 Transmission line model 27
4.2 Simple RLC Delay model 27
4.3 Double RLC Delay model 29

Chapter 5 Macromodeling some digital circuits 33

5.1 D-Latch 33
5.2 D Flip-flop 35
5.3 J-K Flip-flop 37

Chapter 6 Comparison with the "library of PSPICE" 41

6.1 D Flip-flop 41
6.2 J-K Flip-flop 42

Chapter 7 The macromodel of A/D and D/A converters 45

7.1 Digital to analog converters 45
7.2 Analog to digital converters 51
7.3 An 8-bit SAR A/D Converter 73
7.4 SAR A/D Converter for continuous input signal 77

Chapter 8 Conclusions 90

Chapter 9 Appendices 92

Appendix I 92
Appendix II 93
Appendix III 95
Appendix IV 97
Appendix V 100
Appendix VI 101
Appendix VII 102
Appendix VIII 112

Reference 113